Home/Catalog/CTRON-TIMED-RESET-MIB

CTRON-TIMED-RESET-MIB

Detailed view of the defined objects, syntax rules, and hierarchical paths.

7
Objects
Active
Status
2
Dependencies

Imported Objects

Objects

7 total
Object Name
ctTimedResetMIB
OBJECT IDENTIFIER
.1.3.6.1.4.1.52.4.1.1.5.1.3.6.1.4.1.52.4.1.1.5.2.2
IMPORTS
Unknown
.1.3.6.1.4.1.52.4.1.1.5.1.3.6.1.4.1.52.4.1.1.5.2.2
ctTimedResetStatussoftEnabled(1) - soft reset in ctTimedResetTimeEntered seconds. hardEnabled(2) - hard reset in ctTimedResetTimeEntered seconds. A zero value in ctTimedResetTimeEntered will cause an immediate reset. Setting this to disabled(0) will cause any currently enabled timed reset will be disabled.rwdeprecated
Enumeration
.1.3.6.1.4.1.52.4.1.1.5.1.3.6.1.4.1.52.4.1.1.5.2.2.1
ctTimedResetTimeEnteredThe time, in seconds, from the time ctTimedResetStatus is set to softEnabled(1) or hardEnabled(2), until the board will reset.rwdeprecated
INTEGER
.1.3.6.1.4.1.52.4.1.1.5.1.3.6.1.4.1.52.4.1.1.5.2.2.2
ctTimedResetTimeRemainingThe time, in seconds, remaining until a reset will occur. The time is not meaningful if ctTimedResetStatus is disabled(0).rodeprecated
INTEGER
.1.3.6.1.4.1.52.4.1.1.5.1.3.6.1.4.1.52.4.1.1.5.2.2.3
ctTimedResetOperationalModeThe operational mode to run in when a timed reset occurs. When set to currentMode(0), the operational mode will remain unchanged. When set to ieee8021Q(1), the operational mode will be 802.1Q Switching. When set to secureFast(2), the operational mode will be Secure Fast VLAN.rwdeprecated
Enumeration
.1.3.6.1.4.1.52.4.1.1.5.1.3.6.1.4.1.52.4.1.1.5.2.2.4
ctTimedResetNVRamResetdontResetNVRam(0) - NVRAM will not be cleared on timed reset. resetNVRam(1) - NVRAM will be cleared on timed reset.rwdeprecated
Enumeration
.1.3.6.1.4.1.52.4.1.1.5.1.3.6.1.4.1.52.4.1.1.5.2.2.5
CTRON-TIMED-RESET-MIB - SNMP MIB Reference | MIBs Explorer