CISCO-MGX82XX-PXM-CLOCK-MIB
The CISCO-MGX82XX-PXM-CLOCK-MIB manages clock configuration parameters and external clock port states (T1/E1) on Cisco MGX82xx Processor Switch Modules (PXM1) and their associated back cards (PXM-UI, PXM-UI-S3). It enables monitoring of synchronization inputs and clock source availability to ensure timing integrity for the switch fabric.
Imported Objects
Objects
26 total| Object Name |
|---|
pxmClockConfig OBJECT IDENTIFIER .1.3.6.1.4.1.351.110.3.16 |
pxmPrimaryMuxClockSourceThis object identifies the source of the Primary Mux Clock for PXM card.ro CmpClockSourceType .1.3.6.1.4.1.351.110.3.16.1 |
pxmPrimaryInbandClockSourceLineNumberThis object indicates the inband line number. This is applicable when pxmPrimaryMuxClockSource is pxmInbandClock1(1) or pxmServiceModuleClock2 (5).ro Integer32 .1.3.6.1.4.1.351.110.3.16.2 |
pxmPrimarySMClockSourceSlotNumberThis object indicates the service module slot number. This is applicable when pxmPrimaryMuxClockSource is pxmServiceModuleClock1(2) or pxmServiceModuleClock2(6).ro Integer32 .1.3.6.1.4.1.351.110.3.16.3 |
pxmSecondaryMuxClockSourceThis object identifies the source of the Secondary Mux Clock for PXM card.ro CmpClockSourceType .1.3.6.1.4.1.351.110.3.16.4 |
pxmSecondaryInbandClockSourceLineNumberThis object indicates the inband line number. This is applicable when pxmSecondaryMuxClockSource is pxmInbandClock1(1) or pxmServiceModuleClock2 (5).ro Integer32 .1.3.6.1.4.1.351.110.3.16.5 |
pxmSecondarySMClockSourceSlotNumberThis object indicates the service module slot number. This is applicable when pxmSecondaryMuxClockSource is pxmServiceModuleClock1(2) or pxmServiceModuleClock2(6).ro Integer32 .1.3.6.1.4.1.351.110.3.16.6 |
pxmCurrentClockThis object represents the clock source currently selected for PXM card. primary(1): The primary clock source is described by pxmPrimaryMuxClockSource secondary(2): The secondary clock source is described by pxmSecondaryMuxClockSource. intOscillator(3): Current clock is internal oscillator.ro CmpCurrentClock .1.3.6.1.4.1.351.110.3.16.7 |
pxmPreviousClockThis object represents the clock source previously selected for PXM card.ro CmpCurrentClock .1.3.6.1.4.1.351.110.3.16.8 |
pxmExtClockPresentStatus of External T1/E1 Clock on PXM card.ro CmpClockExistence .1.3.6.1.4.1.351.110.3.16.9 |
pxmExtClkSrcImpedanceImpedance on external clock input for PXM card.ro CmpClockImpedance .1.3.6.1.4.1.351.110.3.16.10 |
pxmExtClkConnectorTypeThis object describes the type of connector available for connecting the external clock source to the PXM.ro CmpClockConnectorType .1.3.6.1.4.1.351.110.3.16.11 |
pxmClkStratumLevelThis object describes the lowest stratum level provided by the interface the external clock source to the PXM back card.ro Enumeration .1.3.6.1.4.1.351.110.3.16.12 |
pxmClkErrReasonThis object gives more information about clock status. The possible values are : goodClk(1) : Clock is good unkownReason(2) : reason not known noClkSignal(3) : Loss of signal(LOS) on clock source freqTooHigh(4) : frequency drifted too high freqTooLow(5) : frequency drifted too low excessiveJitter(6) : jitter has exceeded the tolerance missingCard (7) : no clock hardware found missingLogicalIf(8): Logical Interface missing or not operational noClock (9): No clock.ro Enumeration .1.3.6.1.4.1.351.110.3.16.13 |
pxmExtClock2PresentThis object indicates the status of external T1/E1 Clock on port 2 of PXMUI-S3 back card.ro CmpClockExistence .1.3.6.1.4.1.351.110.3.16.14 |
pxmExtClk2SrcImpedanceThis object provides the impedance on external clock input on port 2 of PXMUI-S3 back card.ro CmpClockImpedance .1.3.6.1.4.1.351.110.3.16.15 |
pxmExtClk2ConnectorTypeThis object describes the type of connector available for connecting the external clock source to the port 2 of PXM-UI-S3 back card of PXM.ro CmpClockConnectorType .1.3.6.1.4.1.351.110.3.16.16 |
ciscoMgx82xxPxmClockMIBThe MIB module to describe the clock configuration in Processor Switch Module(PXM) in MGX82xx product. Back cards supported for PXM1: PXM-UI : T1 Clock port, E1 Clock Port PXM-UI-S3 : External Clock1 for T1/E1 Clock input. MODULE-IDENTITY .1.3.6.1.4.1.351.150.72 |
cmpClockMIBConformance OBJECT IDENTIFIER .1.3.6.1.4.1.351.150.72.2 |
cmpClockMIBGroups OBJECT IDENTIFIER .1.3.6.1.4.1.351.150.72.2.1 |
cmpClockInfoGroupThe collection of objects which are used for providing information on PXM Clock configuration. Unknown .1.3.6.1.4.1.351.150.72.2.1.1 |
cmpPrimaryClockInfoGroupThe collection of objects which are used for providing information on Primary Clock configuration. Unknown .1.3.6.1.4.1.351.150.72.2.1.2 |
cmpSecondaryClockInfoGroupThe collection of objects which are used for providing information on Secondary Clock configuration. Unknown .1.3.6.1.4.1.351.150.72.2.1.3 |
cmpExtClockInfoGroupThe collection of objects which are used for providing general information on PXM Clock configuration. Unknown .1.3.6.1.4.1.351.150.72.2.1.4 |
cmpClockMIBCompliances OBJECT IDENTIFIER .1.3.6.1.4.1.351.150.72.2.2 |
cmpClockComplianceThe compliance statement for objects related to PXM Clock mib. Unknown .1.3.6.1.4.1.351.150.72.2.2.1 |
More MIBs from Stratacom
Browse all StratacomMIBs →Standard SNMP MIB module defining data structures for CISCO-WAN-AXIPOP-MIB.
Standard SNMP MIB module defining data structures for STRATACOM-MIB.
The CISCO-WAN-SVC-MIB manages ATM service provisioning, configuration, and status monitoring on Cisco BPX-SES and MGX ATM switches, specifically tracking XPVC/XPVP segments, OAM cell handling, and ENNI auto-discovery via ILMI. It facilitates the administration of ATM traffic classes (CBR, VBR, UBR, ABR) and virtual circuit states (SVC, SPVC) across User-Network and Network-Network interfaces.
Standard SNMP MIB module defining data structures for CISCO-MGX82XX-SONET-MIB.
The CISCO-MGX82XX-DSX3-MIB enables configuration and monitoring of DS3/E3 interface parameters, including alarm states (AIS, LOF, RAI), performance statistics, and Bit Error Rate Testing (BERT) on Cisco MGX 8220/8230 T3/E3 service modules such as the CESM-T3E3 and FRSM-VHS. This module facilitates the management of physical layer convergence procedures (PLCP) and maintenance byte fields (Tx/Rx MA) defined by ITU-T G.832 for channelized T3 and E3 circuits.
The CISCO-WAN-PAR-MIB manages the Portable AutoRoute (PAR) controller on Cisco MGX and BPX switches to provision, monitor, and alarm connections while controlling LMI communication and clocking selection. It enables the configuration of routing capabilities, failure event conditioning, and the management of feeder-to-node signaling and switch synchronization.